Abstract-This paper addresses robust design of the active-power and dc-link control loops of powersynchronization control. Robustness is obtained by analytic gain selections, which give large enough stability margins. The proposed design allows robust stability irrespective of the grid strength and of the operating point, the latter with one exception. The proposed design is compared to design based on the principle virtual synchronous machine. Experiments show that the time-domain results correlate well with the frequency-domain results.
is ineffective. This is because the active power is controlled by injecting a current component in phase with the pointof-common-coupling (PCC) voltage, whose angle is tracked by a PLL. This works well as long as the PCC voltage is reasonably stiff, but not when the grid is very weak and the PCC voltage varies to a great extent with the injected current [8] .
The active-power control loop of PSC is often cascaded with an outer control loop for the dc-link voltage (or, equivalently, for the stored dc-link energy). Clearly, the selections of the active-power and dc-link control gains are critical for obtaining satisfactory performance in terms of bandwidth and stability margins. Even though since its conception, PSC has received significant attention in the scientific community [5] , [9] - [13] , design recommendations for the mentioned two gains are, to the best knowledge of the authors, so far missing. Selection is often made by trial and error. This is undesirable, since robustness of the closed-loop system is not guaranteed. Analytic gain selection whereby robustness is achieved is preferable, which is the main focus of the paper.
The contributions and outline of the paper are as follows. After setting the stage in Section II, in Section III the convertergrid interaction analysis for a purely inductive grid impedance made in [3] is revisited and slightly amended. The principal result thereof is an analytic selection recommendation for the active-power control gain, whereby adequate stability margins of the active-power control loop always are obtained. This gives a robust design, which allows the same controller tuning to be used, irrespective of the short-circuit ratio (SCR) of the grid and of the operating conditions. Both may vary, the former perhaps in an unknown way. For the recommended gain selection, a transfer function for the closed-loop system from the activepower reference to the obtained active power is derived. This allows the properties of the closed-loop system to be quantified, which is useful for the design of the dc-link control loop. Under the assumption that the integral action of the dc-link controller can be kept weak, a robust design of the dc-link control gain is made, also in Section III. Robust performance with adequate bandwidth is verified, except in certain cases of high reactivecurrent injection.
In Section IV, VSM design, where the active-power control gain is selected based on a specified frequency droop and where virtual inertia may be included, is revisited and compared to the proposed design.
Experimental results are presented in Section V. 
II. SYSTEM MODEL AND PSC PRINCIPLE
The traditional grid model consisting of an inductance L behind an infinite bus is adopted [3] , see Fig. 1 . The series resistance R is, henceforth, neglected. L is the sum of the filter inductance of the converter, the inductance of the transformer, which interfaces the converter to the grid (if such is used), and the grid inductance. The circuit model shown in Fig. 1 denotes that the space vector is expressed in the stationary αβ frame, i.e., it rotates with the angular synchronous frequency ω 1 . The corresponding dq-frame space vector is denoted without a superscript, e.g., i.
The grid voltage is considered stiff, i.e., its magnitude V g is constant and the space vector rotates with the synchronous frequency. Fig. 1 gives the following:
where s = d/dt. To avoid having to split L into the grid and converter inductances, the SCR is here defined as seen from the converter terminals. This gives a lower value than the SCR seen from the PCC, but has otherwise no impact on the results. With this definition, the SCR is the inverse per-
The fundamental principle of PSC is to select the converter voltage as
where V is the converter-voltage magnitude. V may be varied in a closed control loop for the PCC voltage or the reactive power [3] , [14] . However, for space constraints it is assumed that this control loop-if used-is slow enough to be disregarded, allowing V to be considered constant. Angle θ is governed by the control law as follows:
where K p is the active-power control gain, P is the active output power of the converter
and P ref is the active-power reference. In (5), K is the spacevector scaling constant. For p.u. normalization of the quantities or power-invariant vector scaling (K = 3/2), κ = 1. Remark: Throughout this paper, ω 1 is considered to be the nominal angular synchronous frequency. Particularly during grid disturbances, the local instantaneous angular grid frequency ω g = dθ/dt may differ from ω 1 . Then, from (4), we have the following:
That is, PSC inherently adds a frequency droop, with droop gain 1/K p , to the active-power reference [16] . Equation (3) shall not be implemented as it stands, because a poorly damped closed-loop system would result. The remedy is to subtract a term with gain R a -the so-called active resistance-from the converter voltage [3] . The term consists of a high-pass filtering of the synchronous dq-frame current vector
The filter bandwidth ω b shall be selected smaller than ω 1 , typically in the range 0.1ω 1 -0.2ω 1 , i.e., 0.1-0.2 p.u. [9] , [12] . Vector v is then αβ transformed as v s = e j θ v, still with θ given by (4). Vector v s serves as a reference to the pulsewidth modulator, whose impact (time delay and added harmonics) here is disregarded. Fig. 2 shows the resulting block diagram. In addition to the algorithm described above, the block diagram includes an embedded current controller (CC). It is transparent during normal operation but acts to limit the current during transients when needed [2] , [3] . This is particularly important for fault ride through [15] . The CC is not impacted by the robust design proposed in this paper and is, therefore, not considered further.
III. ANALYSIS AND ROBUST DESIGN
Based on analysis of the dynamics obtained by PSC, a robust design of the active-power control loop is made in this section, followed by a robust design of the dc-link control loop.
A. Open-Loop Dynamics
In [3] , the response ΔP in the active power to an angular perturbation Δθ is derived, i.e., the open-loop response. In Appendix I, a variant of this derivation is presented. Unlike [3] , the effect of the active resistance is accounted for from the beginning, whereas R is neglected. This gives a different numerator of the open-loop transfer function G θP (s) from Δθ to ΔP than that derived in [3] . Another difference is that the numerator coefficients-which are operating-point dependent-are here expressed in the components of the steady-state dq-frame converter current i 0 = i d0 + ji q 0 . As the steady-state complex output power at the converter terminals is given by
it follows that i d0 and −i q 0 , respectively, are proportional to the active and reactive output powers. Hence, i q 0 < 0 and i q 0 > 0, respectively, correspond to injection and absorption of reactive current. From Appendix I, the following transfer function is obtained:
where
The following observations can be made. 1) A marginally stable system is obtained for R a = 0 ⇒ H a (s) = 0. (Since, in practice, 0 < R R a , asymptotic stability is yet obtained, but with very poor damping [3] .) 2) As ω b → 0, the high-pass filter reduces to the pure active resistance, i.e., H a (s) → R a . Consequently, (9) reduces to a second-order system. The poles of (9) are then located at s = −R a /L ± jω 1 , i.e., the damping increases with the SCR.
and is, thus, operating-point dependent. High injection of reactive current, giving a < 0, reduces the gain. This, in turn, reduces the bandwidth of the closed-loop system (see Section III-B). 4) Equation (10) shows that the static gain is affected by the active resistance as well, via b(s). 5) For reactive-current injection, there is a right-half-plane zero, giving nonminimum-phase behavior. This too has a limiting effect on the closed-loop bandwidth [3] .
B. Closed-Loop Dynamics
The active-power control law (4) can be expressed in perturbation variables as
Equations (38) (see Appendix I) and (11) together form the closed-loop system shown in Fig. 3 , whose open-loop and closed-loop transfer functions, respectively, are given as follows:
1) Gain Selection for Robust Stability:
The stability of G c (s) can be analyzed by applying the Nyquist criterion to G p (s). On the one hand, for robustness, the phase and gain margins φ m and g m need to be sufficiently large; an established recommendation is φ m ≥ 45
• and g m ≥ 2 [17] . On the other hand, too large stability margins may impair the bandwidth of the closed-loop system. A design that aims at the minimum recommended gain margin is therefore sought. This is formulated as the following theorem.
Theorem 1: Selecting
gives
, irrespective of the operating point (V, i d0 , i q 0 ) and the SCR.
Proof: See Appendix II.
The following may be noted concerning the recommended gain selection.
1) Since the desired gain margin is always obtained and (13) is free of L, i.e., knowledge of the SCR is not needed, the design gives robust stability provided that the phase margin is sufficient. That so is the case exemplified later. 2) K p is selected inversely proportional to V 2 and should be gain scheduled with any variations in V . During normal operation, this has a marginal effect, as V is kept at or near the nominal voltage (1 p.u.). However, it is important during fault-ride-through situations, when V temporarily may need to be reduced to a value much lower than the nominal, in order to avoid overcurrent. Keeping K p at its nominal value during such situations may give insufficient gain.
2) Closed-Loop Transfer Function: Applying (13), interesting observations of the closed-loop transfer function can be made. Again, assuming a negligible ω b -giving H a (s) = R a and making b independent of s-the following transfer function is obtained:
An approximate factorization of the denominator is available
Expanding the denominator polynomial of (15), all coefficients except that for s match those of (14) . The mismatch of the coefficient for s is negligible for |a| 1 and |b| 1. The following observations of (15) can be made. 1) There is a pole pair, whose relative damping increases with the SCR, as follows:
2) There is a real pole, at s = −(1 + a + b)R a /L, which dominates for a weak grid with R a /L < ω 1 . The minimum bandwidth of G c (s) for low converter current (a and b small) is, thus,
where L max is the maximum expected grid inductance (L max = 1 p.u. if SCR ≥ 1). 3) For a strong grid with R a /L > ω 1 , the pole pair dominates. If ζ < 1, the pole pair is complex and the distance from each pole to the origin is ω 1 ; consequently, the maximum obtainable bandwidth of
This explains why PSC has been found to be inferior to vector current control for strong grids: The bandwidth of the closed-loop system is inherently limited. 4) Too large R a may give a significant bandwidth reduction for weak as well as for strong grids. Suppose, for example, that R a = 1 p.u., i q 0 = 0, and V = 1 p.u. Then, it follows from (10) that b → −1 as |i d0 | → 1 p.u., i.e., the real pole approaches the origin and the bandwidth approaches zero. As a compromise between low impact on the bandwidth and good enough damping of the pole pair, it is suggested to select
Then, b may be neglected and the relative damping as given by (16) can be expressed as follows:
5) High reactive-current injection (i q 0 < 0) may significantly limit the bandwidth, to
This is a risk particularly in fault-ride-through situations, where grid codes often require reactive-current injection; see [18] and the publications cited therein. The risk is present for weak grids (L large) as well as for strong grids (when V may need to be reduced to avoid overcurrent). Since the lower limit for a is −1 (see Appendix III), ω c,rci approaches zero in the worst of situations [but then, however, the accuracy of the factorization in (15) deteriorates, as no longer |a| 1]. Nevertheless, bandwidth reduction of G c (s) for high reactive-current injection needs to be accounted for if the PSC is cascaded with a dc-link controller, which is considered next.
C. DC-Link Control Loop
DC-link control can be added as an outer loop in cascade with the active-power control loop. If the converter losses are neglected, the dc-link dynamics can be expressed in the energy W d stored in the dc link as 
Having the dimension angular frequency, gain K d can be considered as the ideal dc-link control-loop bandwidth.
Together with the active-power control loop, (22) and (23) form the closed-loop system shown in Fig. 4 , whose open-loop transfer function is G d (s) = K d G c (s)/s. A robust design of the dc-link control gain can be made in a similar fashion as of the active-power control gain. To allow for a large enough phase margin (as exemplified below), this time, a minimum gain margin of 4 is aimed at.
Theorem 2: Selecting
gives g m ≥ 4 of G d (s) for a negligible ω b .
Proof: See Appendix IV. Owing to selection recommendation (19) of R a , b can be neglected in (24) . Yet, because of the factor 1/ √ 2 + a = 1/ 2 + ω 1 Li q 0 /V , (24) requires knowledge of L, i.e., of the SCR. However, this is an issue only for high reactive current, as otherwise a can be neglected. Furthermore, if restriction is made to (high) reactive-current injection, 1 i.e., −1 ≤ a < 0 (where the lower limit −1 is established in Appendix III), then (24) is fulfilled by the selection recommendation
Recommendation (25) for a 50-Hz grid gives an ideal bandwidth of K d = 56 rad/s, which should be sufficient in many cases. Example 1: Fig. 5 shows Nyquist diagrams for the activepower and dc-link control loops, all for V = ω 1 = 1 p.u., κ = 1, ω b = 0.1 p.u., and the recommended parameter selections (13), (19) , and (25) [ (12)-not the special case (14)-is used for
Two operating conditions are considered, both for full current (|i 0 | = 1 p.u.): high activecurrent injection (upper subplots) and high reactive-current injection (lower subplots). The latter condition is characteristic for a fault situation, when the grid voltage is depressed and reactive current is injected to keep the converter voltage up. Three values of L are considered, corresponding to SCR = 10, SCR = 3, and SCR = 1, respectively, i.e., a strong, a fairly weak, and a very weak grid.
For G p (s) it can be observed that g m > 2 in all cases, even though ω b > 0, contrary to the restriction in Theorem 1. Interestingly, the smallest phase margin is obtained for SCR = 10.
For G d (s) some curves show slightly smaller gain margin than the desired minimum 4, because ω b > 0, contrary to the restriction in Theorem 2. Yet, sufficient stability margins are obtained in all cases but for the very-weak-grid case with high reactive-current injection. A low phase margin in this case is a result of the reduced bandwidth of G c (s) according to (21) . A similar reduction of the phase margin is obtained with high reactive-current injection for a stronger grid and a depressed voltage magnitude (V significantly smaller than 1 p.u.).
IV. VSM DESIGN
The objective of the VSM is to provide grid forming by means of frequency droop and virtual inertia. The former is inherent in PSC [see (6) ], whereas the latter can be introduced by adding a low-pass filter to the PSC control law [2] , [16] . The purpose of this section is to compare the robust design proposed in Section III to typical VSM designs.
For a VSM, the dc-source power P d has to be controllable to allow the active output power P to respond to grid-frequency variations. This requires either dc-side energy storage [19] , [20] or a dc-side power source with headroom for increased output [21] . For VSM design it is, therefore, preferable to perform dc-link control via P d rather than in cascade with the activepower control loop (the latter would, in fact, counteract the grid-forming property). Virtual inertia can be added by emulating the swing equation of a synchronous machine
where M is the ω 1 -scaled virtual inertia, ω g is the virtual machine speed (which, since θ is formed by integrating ω g , also is the local angular grid frequency), P g is the virtual governor power, K D is the virtual mechanical damping constant, and ω f is a low-pass filtering of ω g through α f /(s + α f ) [22] . Thus, (26) can be equivalently expressed as follows:
. M can be expressed in the inertia constant H (with dimension time) and in the rated apparent power of the converter S base as [23] and [24] 
Unlike the governor of a synchronous machine, P g can be adjusted without lag and is set by adding a frequency droop to the active-power reference [16] , [22] 
where σ is the droop in percentage of the VSM power rating. Combining (27) and (29), the feedback loop formed by the frequency droop can be resolved in a low-pass filter with unity static gain
(For K D = 0 ⇒ D(s) = 0, a first-order low-pass filter with time constant M/K g = 2σH is obtained.) Since ω 1 is the nominal angular synchronous frequency and thus is constant, the entry point of ω 1 can be relocated to the output of the low-pass filter, as shown in Fig. 6 . The frequency droop (29) gives the gain selection [which can also be obtained by comparing (6) and (29)]
If the droop is selected similar to that of the synchronous machines in the grid, typically σ = 0.04-0.05, the VSM gives a corresponding contribution to the primary frequency control. On the one hand, with V = ω 1 = 1 p.u., the proposed design (13), with (19) , gives K p = 0.2 p.u. VSM design (31), on the other hand, gives K p = σ [p.u.] for S base = 1 p.u., i.e., typically Fig. 7 . Nyquist curves for (solid) the proposed design (13) and (dashed) VSM design (31), in both cases with K d selected as (25) .
The dashed-dotted curve shows VSM design with K d selected as 30% of (25).
a much smaller gain. The implications thereof are studied in the following two examples. Example 2: VSM design with H = 0 (called VSM0H [25] ), K D = 0, and σ = 0.05 is compared to the proposed design. For completeness, cascaded dc-link control is also studied, even though this is not recommended for VSM design. Fig. 7 shows Nyquist diagrams for the active-power and dc-link control loops, both for V = ω 1 = S base = 1 p.u., κ = 1, and the recommended parameter selections (19) and (25) . A relatively weak grid (SCR = 2) and relatively high active-and reactivecurrent injection (i d0 = −i q 0 = 0.7 p.u.) are considered. The following can be observed.
1) Owing to a much smaller K p , VSM design gives larger stability margins of G p (s) than those of the proposed design, i.e., further improved robustness of the active-power control loop. This may explain why an active resistance is absent in the synchronverter [4] . 2) The smaller K p of VSM design is paid for by reduced robustness of G d (s) in the form of a fairly small phase margin. To obtain a similar phase margin as with the proposed design, K d needs to be reduced to 30% of (25) , see the dashed-dotted curve in Fig. 7(b) . Consequently, the dc-link capacitance has to be 3.3 times larger than for the proposed design if similar dc-link-voltage fluctuations during transients and disturbances are to be obtained. This clearly shows that, with VSM design, it is preferable to control the dc link via the dc-source power. Example 3: A virtual inertia H = 5 s (for a synchronous frequency of 50 Hz) is now included in the control law (30), still with σ = 0.05. This significantly reduces the phase margin of G p (s) as compared to H = 0, as demonstrated by the solid and dashed curves in Fig. 8 . As shown by the dashed-dotted curve, the phase margin can be increased by introducing virtual mechanical damping. Cascaded dc-link control is effectively impossible with H in the range of seconds. The lag incurred from the low-pass filter in (30) would require K d to be much smaller than (25) , for the dc-link control loop to be stable.
V. EXPERIMENTAL RESULTS
The proposed robust PSC design is verified here experimentally on a back-to-back (grid and dc-source) two-level converter system, which is illustrated in Figs. 9 and 10 and whose data are given in Table I . The converter is controlled by a dSPACE DS1006 processor board. Forward-difference discretization of the continuous-time transfer functions is used. Peak-value space-vector scaling (i.e., K = 1) is used. The active-power control loop uses gain selection (13) . Fig. 11 . Active-power control only for SCR = 1. Fig. 12 . Active-power control only for SCR = 3. for four successive steps in P ref , respectively, for three SCRs, i.e., very weak, semi-weak, and strong grids. The following observations can be made.
A. Active-Power Control Only
1) Adequate performance is verified for all three SCRs, showing that the design is robust. 2) For SCR = 1-owing to the (complex-conjugated) pole pair in (15)-there is slight ringing in the step-response transients. However, there is no overshoot, since the real pole in (15) dominates the step response. 3) For SCR = 3, the real pole in (15) is located further from the origin, so the rise time is shorter. Improved damping of the pole pair in (15) reduces the ringing to a small overshoot. Fig. 5 . The curve for SCR = 3 has the lowest sensitivity peak, i.e., the largest minimum distance to −1. Yet, all three cases show satisfactory performance, verifying the robustness of (25) .
VI. CONCLUSION
Robust design recommendations for the active-power and dc-link control gains of PSC were presented in this paper. Although the derivations rely on some simplifying assumptions, robust performance irrespective of the SCR and of the operating point (with the possible exception of very high reactive-current injection) was verified experimentally. The proposed design was compared to VSM design, showing that for zero virtual inertia (VSM0H), even better robustness of the active-power control loop is typically obtained than for the proposed design. With virtual inertia, adding virtual mechanical damping is recommended in order to obtain an adequate phase margin. With VSM design, cascaded dc-link control is not recommended or is impossible. The proposed design recommendation for the active-power control gain is, thus, particularly suitable for cascaded dc-link control.
A suitable topic for further research is to study the impact of fast-acting PCC-voltage or reactive-power control together with the proposed design. As shown in [14] , the active-and reactivepower control loops may have a nonnegligible interaction.
APPENDIX I
Unlike in [3] , complex transfer functions are here used, thereby obtaining simpler expressions. To facilitate linearization of (3) and (5) 
From (7), Δv = −H a (s)Δi, which is substituted in (33). Approximating e −j Δ θ ≈ 1 − jΔθ, and neglecting cross terms between perturbation variables yields, after simplification 
The last three terms on the right-hand side of (34) must sum up to zero, i.e.,
Equation ( 
where the real part is evaluated for s real, giving (9) .
APPENDIX II
Solving for ω in Im{G p (jω)} = 0 yields the phase crossover frequency ω π = ω 2 1 + (R a /L) 2 . The gain margin is found to be
Applying (13) yields
APPENDIX III
Taking the real part of (35) gives V + ω 1 Li q 0 = V g cos θ 0 , which also can be expressed as
Since the load angle is confined as |θ 0 | ≤ π/2, cos θ 0 ≥ 0, and consequently a ≥ −1.
APPENDIX IV
Solving for ω in Im{G d (jω)} = 0 for ω b = 0 yields the phase crossover frequency ω π = (1 − b)/(2 + a)ω 1 . The gain margin is found to be
The minimum value of (42) is obtained for L = √ 2R a /ω 1 and is given by
Hence, to get g m ≥ 4, (24) should be observed.
